
RoHS

COMPLIANT



PRODUCT SUMMARY					
V _{DS} (V)	- 200				
R _{DS(on)} (Ω)	V _{GS} = - 10 V	1.5			
Q _g (Max.) (nC)	22				
Q _{gs} (nC)	12				
Q _{gd} (nC)	10				
Configuration	Single				





FEATURES

- Surface Mount
- Available in Tape and Reel
- Dynamic dV/dt Rating
- P-Channel
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

The Power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFETs design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness. The SMD-220 is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The SMD-220 is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION					
Package	SMD-220	SMD-220			
Lead (Pb)-free	IRF9620SPbF	IRF9620STRLPbF ^a			
	SiHF9620S-E3	SiHF9620STL-E3ª			
SnPb	IRF9620S	IRF9620STRL ^a			
SNPD	SiHF9620S	SiHF9620STL ^a			

Note

a. See device orientation.

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	- 200	- V	
Gate-Source Voltage			V _{GS}	± 20		
Continuous Drain Current	Vacat 10 V	$T_{\rm C} = 25 \ ^{\circ}{\rm C}$ $T_{\rm C} = 100 \ ^{\circ}{\rm C}$		- 3.5		
Continuous Drain Current	VGS at - 10 V	$T_C = 100 \ ^{\circ}C$	ID	- 2.0	А	
Pulsed Drain Current ^a				- 14		
Linear Derating Factor				0.32	W/°C	
Linear Derating Factor (PCB Mount) ^e				0.025		
Inductive Current, Clamp			I _{LM}	- 14	A	
Maximum Power Dissipation	T _C = 25 °C		Р	40	10/	
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C		P _D 3.0		W	
Peak Diode Recovery dV/dtc			dV/dt	- 5.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	- °C	
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Not Applicable c. $I_{SD} \leq$ - 3.5 A, dl/dt \leq 95 A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq$ 150 °C.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

* Pb containing terminations are not RoHS compliant, exemptions may apply



THERMAL RESISTANCE RA	TINGS		_	_	
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	-	62	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	40	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	_	3.1	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		- -					
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_D = -250 \mu A$		- 200	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	Reference to 25 °C, I _D = - 1 mA		- 0.22	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$		-	- 4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V		-	± 100	nA
Zara Cata Valtaga Drain Current	1	V _{DS} =	$V_{DS} = -200 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	- 100	- μΑ
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = - 160 ^v	-	-	- 500		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V	I _D = - 1.5 A ^b	-	-	1.5	Ω
Forward Transconductance	9 _{fs}	V _{DS} = - 50 V, I _D = - 1.5 A		1.0	-	-	S
Dynamic		·					
Input Capacitance	Ciss		$V_{GS} = 0 V$,	-	350	-	pF
Output Capacitance	C _{oss}		$V_{\rm DS} = -25 \rm V,$	-	100	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	30	-	
Total Gate Charge	Qg			-	-	22	
Gate-Source Charge	Q _{gs}	V _{GS} = - 10 V	$I_D = -4.0 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 6 and 13 ^b	-	-	12	nC
Gate-Drain Charge	Q _{gd}		see lig. o and to	-	-	10	
Turn-On Delay Time	t _{d(on)}			-	15	-	
Rise Time	t _r	V _{DD} = -	100 V, I _D = - 1.5 A,	-	25	-	
Turn-Off Delay Time	t _{d(off)}		$R_D = 67 \Omega$, see fig. 10^{b}	-	20	-	ns
Fall Time	t _f	Detween load		-	15	-	1
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	24
Internal Source Inductance	L _S			-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	showing the	MOSFET symbol showing the integral reverse p - n junction diode		-	- 3.5	Α
Pulsed Diode Forward Current ^a	I _{SM}	0			-	- 14	
Body Diode Voltage	V_{SD}	T _J = 25 °C,	$I_{\rm S}$ = - 3.5 A, $V_{\rm GS}$ = 0 V ^b	-	-	- 7.0	V
Body Diode Reverse Recovery Time	t _{rr}	T - 25 °C 1	- 2 5 A dl/dt - 100 A /uch	-	300	450	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_{J} = 25 \text{ °C}, I_{F} = -3.5 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^{b}$		-	1.9	2.9	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-		on is don	ninated by	Le and I	_n)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

1). SQUARE WAVE PULSE DURATION (SECONDS) Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration

10-2 2

5

THERMAL IMPEDANCE)

10-4 2 10-3

2

5

Document Number: 91083 S-Pending-Rev. A, 02-Jun-08

10-5

7 PER UNIT BASE = Rihjg = 3 12 DEG C/W.

2

5

10

TC * POM ZthJC(1).

5 1.0

3. TJM

2

10-1

5

IRF9620S, SiHF9620S

Vishay Siliconix






Fig. 6 - Typical Transconductance vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage vs. Temperature




Fig. 9 - Normalized On-Resistance vs. Temperature




Fig. 10 - Typical Capacitance vs. Drain-to-Source Voltage





Fig. 11 - Typical Gate Charge vs. Gate-to-Source Voltage



IRF9620S, **SiHF9620S**

Vishay Siliconix








Fig. 13 - Maximum Drain Current vs. Case Temperature




Fig. 14 - Power vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17a - Switching Time Test Circuit





Fig. 17b - Switching Time Waveforms









Fig. 18a - Basic Gate Charge Waveform





Compliment N-Channel of D.U.T. for driver




Fig. 19 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91083.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.